Using CAPI as a low latency coherent interconnect

- Joint work with IBM and HP (OPERA EU project)
- Building a heterogeneous data center prototype to improve energy efficiency
- Using CAPI to share memory between different general-purpose processors
- Custom CAPI adaptor with FPGA is required to connect POWER to processors that don’t support CAPI natively in hardware

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 688386